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Abstract—This paper describes a robust architecture for high
speed serial links for embedded SoC applications, implemented to
satisfythe1.5Gb/sand3Gb/sSerial-ATAPHYstandards.Tomeet
the primary design requirements of a sub-system that is very tol-
erant of device variability and is easy to port to smaller nanometre
CMOS technologies, a minimum of precision analog functions are
used. All digital functions are implemented in rail-to-rail CMOS
with maximum use of synthesized library cells. A single ﬁxed fre-
quencylow-jitterPLLservesthetransmitandreceivepathsinboth
modes so that tracking and lock time issues are eliminated. A new
oversampling CDR with a simple feed-forward error correction
scheme is proposed which relaxes the requirements for the analog
front-end as well as for the received signal quality. Measurements
showthattheerrorcorrectorcanalmostdoublethetolerancetoin-
coming jitter and to DC offsets in the analog front-end. The design
occupieslessthan0.4mm￿ in90nmCMOSandconsumes75 mW.
Index Terms—Clocks, CMOS digital integrated circuits, data
communications.
I. INTRODUCTION
R
IVALING analog-to-digital conversion signal channels,
embedded high-speed serial data interfaces are now an
essential component of modern system-on-chip (SoC) designs.
Interfaces are often needed between processor ICs, connections
with display systems, disk drives, other memory functions,
etc. A typical multimedia SoC may have many high speed
data streams, and without the use of serial ports the pin count,
package size and hence cost can be excessive. Power can also
be saved with careful system partitioning. Typical data rates are
presently in the Gb/s region, and are increasing over time.
Many such standards exist, some visible to the end user such
as HDMI, USB2/3 and Ethernet, while others such as PCI-Ex-
press and Serial-ATA(SATA) are generallyonly for internal use
[1]–[5]. It is common for these standards to share similar fea-
tures, and architectural techniques can also thus be shared be-
tween designs. To the system designer, such interfaces are just
another set of pins, and hence should not occupy a signiﬁcant
Manuscript received January 14, 2009; revised March 10, 2009. Current ver-
sion published June 24, 2009.
W. Redman-White is with NXP Semiconductors, Southampton SO15 0DJ,
U.K., and also with the University of Southampton, U.K. (e-mail: bill.redman-
white@nxp.com).
M. Bugbee, S. Dobbs, X. Wu, R. Balmford, J. Nuttgens, U. S. Kiani, and
R. Clegg are with NXP Semiconductors, Southampton SO17 1BJ, U.K.
G. W. den Besten is with NXP Semiconductors Research, 5656 AE Eind-
hoven, The Netherlands.
Color versions of one or more of the ﬁgures in this paper are available online
at http://ieeexplore.ieee.org.
Digital Object Identiﬁer 10.1109/JSSC.2009.2020230
area or consume large amounts of power, particularly if mul-
tiple parallel data lanes are required on the same die. Despite
their mundane role, there is signiﬁcant subtlety in realizing a
robust and efﬁcient serial data interface architecture.
Traditionally, there are a number of precision analog func-
tions employed in such sub-systems, and porting these blocks
for fabrication in different foundries has been challenging and
time-consuming compared with the digital sections. Further,
with demands for very high data rates, small devices must be
used in the critical analog blocks to achieve sufﬁcient band-
width. As a consequence, mismatch effects are signiﬁcant and
can affect manufacturing yield if there is no strategy employed
to calibrate or correct for these imperfections. An additional
concern for such SoC designs is the ease of transfer from one
generation of CMOS to the next. In these applications, market
pressures demand that the core digital functionality is imple-
mented in the most advanced CMOS, and so will be resynthe-
sized as new technology becomes available for design. The an-
cillary mixed signal block must also be available at the same
time or the exploitation of new scaled technology will be de-
layed. Architectures should therefore be developed where there
is little reliance on speciﬁc transistor characteristics or a partic-
ular supply voltage, and where the functions can be expected to
work in a new process with only moderate transistor-level opti-
mization.
In this paper we describe an architecture for a low-power em-
bedded high speed serial data physical layer capable of 1.5 Gb/s
or3Gb/soperation,wherethesystemandcircuitfunctionshave
been optimized to minimize the sensitivity to the analog limi-
tations of nanometre CMOS, and to allow porting to new and
smaller technologies.
A. System Requirements
Many standards exist depending on the application and tech-
nology, (e.g., Ethernet, PCI-e, SATA, HDMI, DisplayPort) but
most have strong electrical similarities, often using 50 termi-
nated, balanced lines with deﬁned low signal swing. In the case
ofSATA[1]thisisnominally0.5Vp-pdifferential.Thedatarate
is well deﬁned for this standard, but there can be some small
degree of frequency modulation added to spread the spectrum
of any electromagnetic radiation from the link. In this case, the
receiver must be able to cope with 0.53% frequency deviation.
The transmitted random and deterministic jitter are deﬁned for
a worst-case eye opening, thereby allowing the use of straight-
forward symbol recovery hardware. Short and long term jitter
limits are often speciﬁed in the context of tracking PLL band-
widths. The SATA standard employs the commonly used 8b10b
symbolencoding[6]whichhasarunlengthlimitof5,andhence
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Fig. 1. Classical CDR architecture using tracking PLL.
the receiver must include both clock and data recovery (CDR)
functions to allow the symbols (one received data bit) to be re-
sampled accurately.
B. CDR Techniques
The CDR is one of the most critical aspects of the PHY ar-
chitecture, determining how well the receiver can acquire and
track the incoming data rate, and how well the symbol eye is
sampled. The classical technique is to use a tracking PLL [7],
[8](Fig.1).Theincomingsignalisfedtoaphasedetectorableto
handle the random transitions in the data. The VCO in the loop
has outputs in phase and in quadrature with the input so that the
quadrature edge is targeted to align with the center of the data
eye for sampling the symbol values. In such an architecture, a
PLL is needed with a precise settling time to acquire and track
thefrequencyofdata bursts,whiletherelativephaseof thesam-
pler is set by dead reckoning so that phase errors must be well
controlled. With several precision analog cells in the system,
porting this architecture to another technology requires signiﬁ-
cant effort. Double sampled bang-bang tracking CDRs provide
a signiﬁcant improvement on phase alignment [9]. However for
any of the tracking CDR solutions, the response to jitter in the
incomingsignalisalsoaffectedbythePLLbandwidthandsince
the receive PLL tracks the incoming data frequency, it typically
cannot be used to simultaneously generate the transmit signal.
Rather than try to track the incoming data continuously, an
alternative strategy is to take many decision samples for each
symbol period, and then use high speed logic to determine the
positions of transitions in the data stream. This technique, re-
ferred to as blind oversampling [10], [11], has become more at-
tractive with scaled technologies where the fast, dense logic can
realize the required algorithms in a very small die area. A major
advantage is that the PLL controlling the receive path sampling
doesnotneedtobeexactlysynchronouswiththeincomingdata,
eliminating start-up and tracking issues. As a result, the same
PLL can also be used to control the transmitter at the same time.
It is a development of this approach that is described in this
paper.
II. RECEIVER FRONT-END ARCHITECTURE
The basic architecture used is shown in Fig. 2. The ﬁrst pa-
rameter to be ﬁxed in the design is the number of decision sam-
ples to be taken for each symbol period, the oversampling ratio
(OSR). A lower OSR requires less samplers and less hardware,
and may be necessary if operating close to the limits of the sil-
icon technology [12]. However, there is less redundancy in the
sampling process, and increases difﬁculty in extracting the data
transitions if signal quality is poor. A higher OSR enables more
advanced clock and data recovery, but requires great care in the
generation of many sampling phases with very small time sep-
arations, and can increase the scale of the logic considerably
along with the digital dynamic power consumption [13].
A. Signal Input Path
The received signal is ampliﬁed before the digital processing
by the input ampliﬁer (Fig. 3). Adaptive line terminations are
present on the die, and the operating value is adjusted to com-
pensate for fabrication tolerances by comparing the value of a
matchedon-chipresistorwithanexternalreferenceresistor.The
ampliﬁer uses a differential grounded gate structure, with out-
puts at a signal level sufﬁciently large for direct sampling by
a fast rail-to-rail CMOS latch. To achieve a high bandwidth in
the ampliﬁer and in the succeeding fast latch, the designs nec-
essarily use very small MOS transistors. As a consequence, the
variance in the input referred offset is not negligible. To ensure
thatthisdoesnotleadtounacceptableerrorsinthereceiveddata,
some strategy is needed to calibrate the error, or to compensate
for imperfections. In this design the latter strategy is adopted in
the CDR structure.
B. PLL
In this architecture 5 oversampling is used, giving a good
compromise between complexity and robustness. The single
ﬁxed-frequencyPLL runsat1.5GHz withitscurrent-controlled
oscillator (CCO) delivering 10 output phases in both 1.5 Gb/s
and 3 Gb/s modes. The PLL sampling phases are separated
by only 67 ps, and the p-p jitter should thus be signiﬁcantly
less than this. The PLL uses a 25 MHz reference with the
loop bandwidth is made as high as possible to minimize jitter1916 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 7, JULY 2009
Fig. 2. Blind oversampling CDR architecture.
Fig. 3. Receive front-end line ampliﬁer.
from the CCO (Fig. 4). The time resolution between stages is a
function of transistor matching parameters, and hence transistor
sizes are signiﬁcantly larger than minimum dimensions; this in
turn implies an increased CCO operating current for a given
frequency and jitter budget. Much attention is also paid to the
CCO layout to avoid systematic errors in the temporal spacing,
particularly in the output phase routing to ensure balance in the
parasitic loads on each node. The outputs from the CCO are
level shifted to an internal low noise supply and then again to
the digital core supply to ensure the fastest possible edge speed
before entering this noisy supply domain.
The other parts of the PLL are quite conventional with dead-
band elimination in the phase-frequency detector and low-noise
locally-generated supplies for the digital divider as well as the
charge-pump. Since the multi-phase oscillator is current con-
trolled, the loop ﬁlter voltage output is converted to a current byREDMAN-WHITE et al.: A ROBUST HIGH SPEED SERIAL PHY ARCHITECTURE WITH FEED-FORWARD CORRECTION CLOCK AND DATA RECOVERY 1917
Fig. 4. PLL architecture.
means of a transconductor with a high output impedance which
provides good power supply rejection. There is also some local
decoupling of the CCO to remove high frequency noise compo-
nents; this creates an additional pole in the loop, so care must be
taken to avoidstability problems. The wholedesign is made in a
triple well process which allows the use of deep n-well for iso-
lation purposes and the main analog supply for the PLL comes
from a dedicated device pin.
C. Sampler and Serial to Parallel Conversion
EachphasefromtheCCOcontrolsthesamplingoftheampli-
ﬁed signal into one of 10 latches, each connected to the output
of the input ampliﬁer. The outputs of these latches are stable for
most of one complete period of the CCO, but all outputs cannot
beresampledatoneinstant.Hence,thedataareﬁrstrealignedin
two5-bit blocksbytotwoopposite phasesoftheCCO,and then
latched with another single CCO phase. These 10-bit blocks are
thenpipelinedthroughashortshiftregistertoallowfourconsec-
utive blocks of 10 samples to be assembled for processing in the
CDR.Forthe3Gb/smode,therawsamplesaretakendirectlyin
40-bit blocks ataclock rateof375MHz (Fig.5).Inthe1.5 Gb/s
modetherawsamplestreaminthisshiftregisterisdecimatedby
2 and the 40-bit output blocks are taken at 187.5 MHz (Fig. 6).
This decimation is almost the only mode switching required in
the receive path. Normal CMOS library logic can handle both
modes, and so the PLL is not required to switch frequency or
to track incoming signal variations, simplifying the design and
giving more freedom to optimize for the jitter target.
III. CDR ARCHITECTURE
In previous versions designed by the authors the CDR had
been quite simple where the design was not intended for signif-
icant reuse. The objective in the design described here is to en-
sure that analog imperfections due to manufacturing tolerances
such as ampliﬁer offset and internal as well as external jitter
should be allowed for in the digital algorithms with the goal
of greater robustness and higher yield. The strategy is to use
simple, pragmatic error tolerant algorithms with low hardware
overhead.
A. Synchronization and Symbol Extraction Strategies
The main tasks in a blind oversampling CDR are to retrieve
the transmitted bit values from the stream of raw samples by
using the position of signal transitions, and furthermore to de-
termine where the symbol boundaries are located. From this in-
formation, the data payload can be recovered. Since the sam-
pling and the incoming data are not synchronous, the deﬁnition
of the symbol boundaries is only approximate, and some elas-
ticity must be built into the data recovery. The simplest method
of extracting bit transitions from the raw samples is to use an
EXORfunctiononadjacentsamples, and lookfor non-zeroout-
puts. Over a deﬁned sample block length, the EXOR ‘1’ values
are expected to be present in positions at multiples of 5 sam-
ples, but the starting reference position is unknown. For each of
5 possible reference sample positions the number of EXOR ‘1’
values appearing every 5th sample are counted; there should be
a very clear winner when the totalsare compared. This givesthe
CDR logic the positions of the symbol boundaries in this block
of samples, and hence the data may be recovered (as shown in
Fig. 7, top).
This approach works well if the received signal and receiver
sampling function are fairly ideal, but can be signiﬁcantly less
reliable if there are imperfections in the incoming signal (e.g.,
jitter) or in the receiver hardware (e.g., offset).
B. Window Algorithm
If the receiver is subject to jitter in the received signal and
sampler timing, input noise or offset due to small, poorly1918 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 7, JULY 2009
Fig. 5. Serial-to-parallel sample rate reduction, 3 Gb/s mode.
matched transistors in the pre-ampliﬁer and samplers, sample
errors can arise, making it difﬁcult to determine the actual
transition moments and therefore the bit values. Ampliﬁer
offset and jitter could, in the worst case, corrupt two consec-
utive samples, one either side of the ideal transition boundary
instant. We can model these effects simplistically by a variation
in the decision threshold (Fig. 7, center and bottom traces).
However, if the signal is not completely lost, in a system with
a5 OSR the three center samples are generally reliable.
We can thus deﬁne a simple window function to look for
differences between valid symbols separated by two samples,
implying ﬁnding strings of three samples having the same sign,
followed by strings of three samples of the opposite sign. This
is implemented using a simple AND-OR function. As with the
EXOR approach, it is then necessary to locate the positions
of the symbol boundaries at multiples of 5 samples from the
occurrences of the transitions in the sample stream.
Note that with this strategy, an ideal signal with perfect sam-
pling leads to results which are ambiguous, showing where in
thesamplestreamthetransitionscouldpossiblybe,butnotiden-
tifyingthepositionsexactly(Fig.8).However,iftherawsample
dataareaffectedbyjitterandoffsets,theaveragedwindowfunc-
tion results readily converges to the correct position. This al-
gorithm is robust against in the presence of bubble errors due
to noise (Fig. 9) and errors due to DC offsets (Fig. 10). From
the foregoing it is a reasonable inference that a combination
of these schemes could be beneﬁcial in recovering data from
raw samples of varying quality. Switching between the detec-
tionmodesiscumbersome,butavotingsystemwhichcombines
results from both can be readily implemented to achieve more
robust data recovery.
C. Transition Detection and Data Recovery
To allow for the slippage due to non-synchronous sampling,
as well as for jitter, offset and noise, the bit transition timing
must be estimated from a sample buffer long enough such that
there are always sufﬁcient transitions in the samples to make
a reliable decision. In this design a buffer of effectively 200
raw samples is used, guaranteeing that at least 8 transitions are
present. Results from all 200 window edge detections are mul-
tiplied by a weighting factor and combined with the 200 EXOR
results,alsomultipliedbyasecondweightingfactor,beforethen
being summed in ﬁve groups (since there is 5 oversampling,
see Fig. 11). The group with the largest vote sum is deemed to
be the sample index modulo 5 which represents the best esti-
mate of the symbol edges (Fig. 12). It is now possible to assume
that the samples in between the transitions represent valid data
values. However, to ensure that the transition timing estimate is
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Fig. 6. Decimated serial-to-parallel sample rate reduction, 1.5 Gb/s mode.
signiﬁcant slippage in the true clock, only the central 40 sam-
ples (Fig. 11) of the 200 tested are used. (In reality, a few extra
samples are also tested to allow for slippage between transmit
and receive clock frequencies). The preceding and succeeding
80 samples are only used as run-in and run-out data for the al-
gorithm. At the end of this evaluation, a new block of 40 raw
samples is loaded to one end of the 200 sample buffer and the
oldest 40 samples are discarded. The central three samples from
eachgroupofﬁveareusedtodeterminethesymbolvaluebyan-
other majority vote evaluation.
D. Asynchronous Clock Slippage
Because the receiver clock is ﬁxed, the algorithms must
handle variations in the received signal. There is an allowed
tolerance in thenominal clock frequencies,as wellas thespread
spectrum deviation. Altogether the differences can amount to
as much as 0.53%. If the single PLL is used for a transmit path
with spread spectrum capability enabled, then the receiver must
also work with this additional frequency difference. This clock
slip is handled by extracting more data bits than are normally
needed at each step of the CDR algorithm. Because the starting
point of the data extraction varies, the number of samples in
the center of the 200-samples buffer that must have the symbol
values determined is actually 50, corresponding to 9 data bits.
When the transmit baud rate is exactly 1/5 of the receiver
sample rate, the 9th bit is not needed, and only the ﬁrst 8 are
output. The 9th bit is effectively overwritten in the evaluation of
the next 40 sample buffer. In the case that the transmitted baud
rate is higher than 1/5 of the receiver sample rate, the symbol
boundary index (the calculated sample position where a bit
transition occurs) gradually advances through the buffer until
it wraps around and an extra bit is periodically generated, so
that 9 bits are output (Fig. 13). Alternatively, if the transmitted
baud rate is lower than 1/5 of the receiver sample rate, the
symbol boundary gradually moves back through the buffer
until it wraps around. In this case, one of the bits is effectively
recovered twice, so that one bit must be discarded and only 7
are output. A buffer with ﬂag signals controls the transfer rate
of these data to the link layer with sufﬁcient elasticity in the
buffers to allow for the clock slip budget.
E. CDR Hardware
Power and area are important attributes in this design, and so
considerable effort has been invested in achieving an efﬁcient
implementation. A preliminary design used a direct mapping
of the algorithm into standard library logic using several multi-
plier cells for the weighting process, but the area and operating
speed were unsatisfactory. Two main strategies were employed
to improve the design. Firstly, all multipliers were removed and
simple left and right shift operations used, nearly halving the1920 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 7, JULY 2009
Fig. 7. Use of EXOR for signal sign transition detection and clock and data
recovery. Top: ideal signal and receiver. Centre, effect of DC offset in receiver
front-end. Bottom: effect of jitter or noise in receiver front end.
Fig. 8. Use of Window transition detection approach on ideal signal.
area of the combinatorial logic, and reducing the logic depth in
the critical paths of the design. As a consequence of this, the
range of vote weights was constrained into powers of 2, and the
ﬁnal summation of the weighted votes is not normalized in any
way.However,thesearenotseriouslimitationsasthemaximum
votesummationvalue obtainedis stillvalid. Intheimplemented
logic the voting weights could range from 1:0, 8:1, 4:1, to 1:8
and 0:1.
The second change to the design was to introduce extensive
pipelining. Only 40 samples are actually processed at one time
(out of a possible 50 to allow for clock slippage) to give the
Fig.9. EXORandWindowtransitiondetectioncombinedforcaseofDCoffset
in receiver front end.
Fig. 10. EXOR and Window transition detection combined for case of jitter or
noise in receiver front end.
EXORandWindowvotes,andthevaluesarehelduntilthevotes
derivedfrom all ﬁve 40 sample blocks are available, whence the
summationandevaluationcanbeperformed.Atthispointthe40
raw samples corresponding to the central block (plus the extra
10 to allow for clock slippage) are still present in the pipeline
and the symbol data values can be extracted from them.REDMAN-WHITE et al.: A ROBUST HIGH SPEED SERIAL PHY ARCHITECTURE WITH FEED-FORWARD CORRECTION CLOCK AND DATA RECOVERY 1921
Fig. 11. Weighting of transition detector outputs from 200 sample buffer to derive transition reference position in central block of samples.
IV. TRANSMIT ARCHITECTURE
Thetoplevelarchitecturefollowsbroadlyconventionalstruc-
ture. Eight-bit-wide parallel data are encoded into 10 bits and
delivered from the link layer to the PHY transmit section at a
moderate clock speed [at 75 MHz, for 150 MHz DDR (Gen1)].
The low jitter receiver PLL oscillator clock signal is reused to
drive the parallel to serial conversion function and the transition
timing in the line driver. EVEN and ODD data bits are parallel
loaded into a shift register and then clocked out serially at half
the data rate. The serial data are then interleaved and retimed
using clock edges fed directly from the CCO (Fig. 14).
The transmit line driver uses a simple differential current
steering scheme. The output current is derived from a current
source referred to an external close tolerance resistor. The line
driver differential pair is fed from a current source with a pro-
grammable replica bias scheme that allows the output ampli-
tude to be varied by the conﬁguration software, while compen-
sating for variations in the individual transistors’ operating con-
ditions over temperature etc. The gate drive to the differential
pair is conﬁgured to give make-before-break switching, thereby
ensuring thatthetail current is neverturned off and thecommon
mode voltage remains constant. Slew-rate control is also in-
cluded to meet the Gen. 1 (1.5 Gb/s) and Gen. 2 (3 Gb/s) targets
[1] and to ensure precise and symmetrical eye crossing points
[1]. As in the receive path, the output terminations are adap-
tively set with an external resistor and a replica circuit (Fig. 15).
V. IMPLEMENTATION AND RESULTS
ThelayoutofthecompletePHYisshowninFig.16.Thetotal
areaislessthan0.4mm inastandardtriple-well90nmCMOS,
including a signiﬁcant decoupling capacitance. The PHY char-
acteristics are summarized in Table I. Note that the circuit is
embedded in a large multimedia IC for which Gen 1 operation
and compliance has been veriﬁed; hence the measurements are
taken in this environment, not as an isolated test chip. The de-
sign is also fully functional at 3 Gs/s (Gen 2), but the product
has not been fully qualiﬁed at this rate at the time of writing. In
the present application the MAC is locked in Gen 1 mode, and
some of the Gen 2 features of the PHY are not accessible. Some
basic parameters of the PHY can be observed in a test mode
whereby data can be directed through to the transmit buffer for
testing the jitter of the PLL, but the ﬁnal retiming logic required
forGen2operationaswellastheslewrateoptionsarebypassed
in this mode. Nonetheless, some low-level testing is possible in
Gen 2 and the results are also presented.
A. Basic Performance
The PHY performance has been veriﬁed using a TDS6808B
(32M) oscilloscope running the TDSRT-EYE (Serial ATA)
compliance package [14].
The measured transmit and PLL performance is summarized
inTableII.Aspecialtestmodeallowsdirectmeasurementofthe
PLL behavior at the pins with measured 1- jitter less than 3 ps
for one clock period unit interval (UI) and less than 8.3 ps 1-1922 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 7, JULY 2009
Fig. 12. Evaluation of maximum vote to set transtion reference position in buffer.
TABLE I
PHY SUMMARY
jitterfor250UI.TheGen1(1.5Gb/s)transmiteyepatternshows
less than 170 ps peak-to-peak jitter (TJ) at 250 UI (Fig. 17) and
theGen2i(3.0 Gb/s)transmiteye patternshowsless than100 ps
peak to peak jitter at 500 UI (Fig. 18). All eye diagrams were
generated using the composite pattern as deﬁned in the SATA
speciﬁcation [1]. Both Gen1 and Gen2 operation show consid-
erablylowerdeterministicjitter(DJ)thanthespeciﬁcationlimit.
The receiver front end shows excellent sensitivity, being
able to recover clean signals down to 100 mV p-p and can
handle 100 mV p-p noise on a 200 mV p-p signal. There are
no lock time issues, and the system easily follows far more
than the 0.53% frequency differences speciﬁed, such that no
special spread spectrum tracking is needed. Full compliance
with SATA Gen1 requirements has been veriﬁed.
B. Error Tolerance of Voting System
Tests were also performed to establish the improvements due
to the new EXOR/Window CDR algorithm.
The resilience of the system in the presence of analog off-
sets in the input ampliﬁer was tested by adding a differential
DC voltage to the ampliﬁer inputs via external resistors. These
resistors were made sufﬁciently high that the static impact on
the line termination was not signiﬁcant. The value of the offset
was measured with no signal applied. As a rigorous bit error
rate measurement was not possible in the SoC, a signal was
then applied from a hard disk drive (325 mV p-p as measured
at the connector with 2M long cables) and the system condi-
tion monitored to establish the offset value at which loss of syn-
chronization occurred. The weighting factors of the EXOR and
Windowdetectorpaths were thenchangedand thetest repeated.
Fig. 19 shows the tolerance to the offset as a function of the de-
tector weighting factors. When only the EXOR detector is op-
erating, as in a conventional oversampling CDR, the link fails
with around 70 mV applied DC offset. As the contribution of
the Window detector output is increases beyond about 67%, the
offset tolerance increases by a factor of 2 to around 140 mV. In-
creasing the Window detector contribution further to the point
where there is no EXOR contribution will eventually lead to the
link failing if the signal is ideal, as predicted by MATLAB sim-
ulations. However, if there is a signiﬁcant DC offset present, the
link will still function.
A similar test was undertaken to establish the tolerance to
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Fig. 13. Data extraction strategy with clock slippage.
Fig. 14. Transmit path parallel to serial conversion architecture.
a Tektronics 5334 Data Timing Generator, with an amplitude
of 340 mV p-p. Gaussian jitter was applied to both edges
of the data, and the system monitored as before to establish
the jitter level required for loss of sync (the fail condition
was determined from the average of several ﬁxed duration
tests) at each of the possible weighting factors for the EXOR
and Window detectors. Fig. 20 shows how the jitter tolerance
varies. With only the EXOR detector operating, the system
can just tolerate 0.24 UI jitter. As the contribution of the
Window detector is increased there is again a sharp improve-
ment by nearly a factor of 2 when the Window detector has
more than 67% weighting. The jitter measurements show the
same trends as with the DC offset tests, except that with the
Window detector contributing 100% to the CDR, the system
fails completely.
These results conﬁrm the choice of the default weighting
factors, derived from MATLAB simulations as being
EXOR:Window at 1:2. The tolerance to offsets and jitter
are shown to be nearly doubled by the use of the EXOR and
Window detectors with a weighted voting system.1924 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 7, JULY 2009
Fig. 15. Transmit buffer with calibrated terminations.
Fig. 16. PHY die layout.
TABLE II
JITTER RESULTS
VI. CONCLUSION
A robust high-speed serial data PHY has been developed
for the SATA Gen 1/2 speciﬁcations, with features applicable
to a wider range of similar standards. The architecture uses
a minimum of precision analog blocks for yield and process
portability. A single ﬁxed frequency low-jitter PLL is used for
both transmit and receive paths in both modes, saving power
Fig. 17. Transmit 1.5 Gb/s jitter eye plot at 250 UI.
and eliminating locking problems. Optimization of conven-
tional CMOS digital circuitry and extensive pipeliningREDMAN-WHITE et al.: A ROBUST HIGH SPEED SERIAL PHY ARCHITECTURE WITH FEED-FORWARD CORRECTION CLOCK AND DATA RECOVERY 1925
Fig. 18. Transmit 3.0 Gb/s jitter eye plot at 500 UI.
Fig. 19. Receiver behavior as a function of CDR vote setting with externally
applied DC offset at input to line ampliﬁer. Curves show offset value at loss
of SYNC with programming of different vote weights in CDR.
Fig. 20. Receiver behavior as a function of CDR vote setting with Gaussian
jitter added to signal.Curves show p-p jitter valuesat threshold of lossofSYNC
with programming of different vote weights in CDR.
is used to achieve small die area and low power consumption.
A new CDR architecture has been demonstrated with enhanced
tolerance to imperfections in the system. The use of weighted
voting to combine the results of EXOR and Window transition
detectors shows that the immunity to DC offsets and jitter is im-
provedbyalmostafactoroftwowithlittleoverheadinhardware
and power.
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